

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 63-197123

(43)Date of publication of application : 16.08.1988

(51)Int.Cl.

H03M 13/00

(21)Application number : 62-029351

(71)Applicant : SONY CORP

(22)Date of filing : 10.02.1987


(72)Inventor : SAKO YOICHIRO  
YAMAMURA SHINICHI

## (54) ERROR CORRECTING AND CHECKING DEVICE

### (57)Abstract:

**PURPOSE:** To reduce the data processing time by generating an error correction code in column and row directions with respect to the data of matrix arrangement, and completing the error correction and error check simultaneously when the error check code is generated.

**CONSTITUTION:** 1st and 2nd error correction means 7, 9, 10, 12 reading the data sequentially from a memory in a row (or column) direction and applying the correction by the 1st and 2nd error correction code, a means 13 generating a check syndrome from the data read out of the memory 1 at the 1st error correction, means 8, 14, 15 applying exclusive OR to the detected error and the error information obtained from the error location for check syndrome, and means 11, 14, 15 applying exclusive OR to the detected error at the 2nd error correction and the error information obtained from the error location for check syndrome are provided. Thus, the number of times of reading data from the memory 1 is decreased by once for check operation to improve the data processing speed.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]